Background calibration of bit weights in pipeline ADCs using a
– In this Letter, a counteracting dither technique is proposed to correct the bit-weight errors. The pipeline ADC stage being calibrated is dithered at both the comparator and the added capacitor (Cd) to